Home
Circuits
Design
Processes
Packaging
Test
News
Tour
Sales Offices
Corporate
RTG Presentation
|
 |
 |
|
Tools
Sun Workstations running UNIX
Cadence Analog Artist, Microwave & Verilog Based Tools
Mixed Signal Simulation
Hierarchical & Behavioral Design / Simulation
Mfg SPCs Integrated Into Design / Simulation
Design For Test (DFT) and Yield
Parametric Yield Analysis
Design For Cost
Schematic to Layout Synthesis & Extraction
Interactive Layout vs. Schematic
Interactive Design Rule Checking (DRC)
Parasitic Extraction and Back Annotation
|
|